1.
HAMEED M, KHMAG A, ZAMAN F, RAMLI A. CMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State Buffer. Walailak J Sci & Tech [Internet]. 2016Jan.27 [cited 2024Apr.29];14(4):327-38. Available from: https://wjst.wu.ac.th/index.php/wjst/article/view/1992