[1]
M. HAMEED, A. KHMAG, F. ZAMAN, and A. RAMLI, “CMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State Buffer”, Walailak J Sci & Tech, vol. 14, no. 4, pp. 327–338, Jan. 2016.