CMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State Buffer
Keywords:Clock gating, power dissipation, dynamic power, low power, tri-state techniques, ALU
Clock gating is an effective technique of decreasing dynamic power dissipation in synchronous design. One of the methods used to realize this goal is to mask the clock which goes to the unnecessary to use in specific time. This paper will present a comparative analysis of this clock gating technique in an 8-bit Arithmetic Logic Unit (ALU). The new clock gating method provides a solution to the problems in the existing techniques. The new proposed clock gating technique generating circuit uses tri-state buffer in a negative latch design, instead of OR gate logic. With the same function being performed, this circuit saves more power and reduces area used, irrespective of design performance. The minimum power gain realized 6.4 % percentage in total power consumption by executing 20 MHz frequency. It also used a 0.9 % occupation area. The proposed method was implemented by using ASIC design methodology, and 130 nm standard cell technology libraries were used for ASIC implementation. Furthermore, the architecture of the ALU was created using Verilog HDL language (32-Bit Quartus II 11.1 Web Edition). The simulation was carried out by using the Model Sim-Altera 10.0c (Quartus II 11.1 Starter Edition). Finally, the design will reduce complexity in hardware and similar clock power.
JM Musicer and J Rabaey. MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments. In: Proceedings of the International Symposium on Low Power Electronics and Design. Rapallo, Italy, 2000, p. 102-7.
R Jaiswal, R Paul and VR Mahto. Power reduction in CMOS technology by using tri-state buffer and clock gating. Int. J. Adv. Res. Comput. Eng. Tech. 2014; 3, 1853-60.
R Kulkarni and SY Kulkarni. Energy efficient implementation of 16-Bit ALU using block enabled clock gating technique. In: Proceedings of India Conference Annual IEEE, Pune, India, 2014, p. 1-6.
R Kulkarni and SY Kulkarni. Implementation of clock gating technique and performing power analysis for processor engine (ALU) in network processors. In: Proceedings of the IEEE International Conference on Electronics and Communication Systems, Coimbatore, India. 2014, p. 1-5.
B Pandey and M Pattanaik. Clock gating aware low power ALU design and implementation on FPGA. In: Proceedings of the 2nd International Conference on Network and Computer Science, Singapore, 2013, p. 461-5.
Y Luo, J Yu, J Yang and LN Bhuyan. Conserving network processor power consumption by exploiting traffic variability. ACM Trans. Architect. Code Optim. 2007; 4, 4.
U Kaur and R Mehra. Low power CMOS counter using clock gated flip-flop. Int. J. Eng. Adv. Tech. 2013; 2, 796-8.
K Sahni, K Rawat, S Pandey and Z Ahmad. Low power approach for implementation of 8B/10B encoder and 10B/8B decoder used for high speed communication. In: Proceedings of the IEEE 2nd International Conference on Emerging Technology Trends in Electronics, Communication and Networking, Surat, India, 2014, p. 1-5.
MO Shaker and M Bayoumi. A clock gated flip-flop for low power applications in 90 nm CMOS. In: Proceedings of the IEEE International Conference on Symposium Circuits and Systems, Rio de Janeiro, Brazil, 2011, p. 558-62.
L Benini, A Bogliolo and GD Micheli. A survey of design techniques for system-level dynamic power management. In: Proceedings of the IEEE Transactions on Very Large Scale Integration System, Piscataway, USA, 2000, p. 299-316.
JP Oliver, J Curto, D Bouvier, M Ramos and E Boemo. Clock gating and clock enable for FPGA power reduction. In: Proceedings of the VIII Southern Conference on Programmable Logic, Bento, Goncalves, 2012, p. 1-5.
S Badel and Y Leblebici. Tri-state buffer/bus driver circuits in MOS current-mode logic. In: Proceedings of the Research in Microelectronics and Electronics Conference, Bordeaux, France, 2007, p. 237-40.
SS Parihar and R Gupta. Design of power efficient 8 bit arithmetic and logic unit on FPGA using tri-state logic. Int. J. Adv. Res. Eng. Tech. 2015; 3, 8-12.
G Shrivastava and S Singh. Power optimization of sequential circuit based ALU using gated clock & Pulse enable logic. In: Proceedings of the International Conference on Computational Intelligence and Communication Networks, Bhopal, India, 2014, p. 1006-10.
T Kumar, B Pandey, T Das and SMM Islam. 64-bit green ALU design using clock gating technique on ultra scale FPGA. In: Proceedings of the International Conference on Green Computing, Communication and Conservation of Energy, Chennai, India, 2013, p. 151-4.
SVA Jayasekar. 2011, Low Power Digital Design using Asynchronous Logic. Master Dissertation. San Jose State University, USA.
R Podila. 2013, Asynchronous Interface, Implementation of Complete ASIC Design Flow. Master Dissertation. California State University Northridge, USA.
How to Cite
Copyright (c) 2016 Walailak Journal of Science and Technology (WJST)
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.